Interface function
Communication handling, buffering, status logic, and host protocol are defined by the selected XILUME model.
XILUME CONTROLLER ICs
Select an orderable signal configuration, use its fixed functional pinout, and integrate the controller with the released reference design.
PRODUCT PRINCIPLE
Each controller is supplied as a defined XILUME product. Customers design around its documented electrical characteristics, fixed pinout, and supported interface behavior.
Communication handling, buffering, status logic, and host protocol are defined by the selected XILUME model.
Every orderable model has a controlled pin definition for power, host, field interfaces, and status signals.
Supported bus speeds and normal operating options are selected through the documented host protocol.
Transceivers, isolation, termination, connectors, and protection follow the reference schematic and system needs.
ENGINEERING MODEL FAMILY
Part numbers and values remain engineering specifications until the corresponding release-controlled datasheet is published.
The released product datasheet, not this comparison table, controls final electrical, memory, package, and environmental specifications.
RELEASE-CONTROLLED FILE SET
Files are grouped by orderable part number and product revision so customers can verify that the schematic, software, and device behavior belong together.
Electrical limits, package dimensions, operating conditions, and functional description.
PDFPin number, name, direction, voltage domain, reset state, and required connection.
PDF / CSVMinimum controller circuit plus recommended transceiver, USB, and protection design.
PDFCommand frames, responses, error codes, timeouts, and supported configuration settings.
PDFWindows and Linux test tools, examples, device identification, and verification procedure.
ZIPProduct revision, validation state, known limitations, and controlled change history.
PDFCONTROLLER ROADMAP
SPI, UART, and I²C-hosted parts remain visible in the selector as roadmap functions. They will receive orderable models only after electrical definition, device validation, and documentation are complete.